AD-A238 595

REPORT DOCUMENTATIO



3d 14-0188

W 1 M 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	
· ·	JMGC - Quithering and
gas to fifteen she for it	
and the state of t	and the second second

suggestions for reducing this burden, to Washing	id reviewing the conection of information. Send comme (ton Headquarters Services, Directorate for information ≧aperwork Reduction Project (3704-018£). Washingtr	Operations and Reports 1215 Jefferson Davis 🕕 🥕	e fold thems, eller flor of inflormate an including way in additional American (A.C.2, 15): 4-802.	
AGENCY USE ONLY (Leave blank)	2 REPORT DATE June 1991	- 	i paper	
TITLE AND SUBTITLE		5 1 UNDING NOW	H	
InP AND InGaAs SUBMICRON GATE MICROWAVE POWER TRANSISTORS FOR 20 GHz APPLICATIONS		PR: 060222 PR: EE90		
AUTHOR(S)		WU: DN 48	8778	
PERFORMING ORGANIZATION NAME(S) AND Naval Ocean Systems Center San Diego, CA 92152–5000		1991 B PERFORMING OF REPORT NUMBER		
SPONSORING/MONITORING AGENCY NAME	E(S) AND ADDRESS(ES)	10 SPONSORIN 3 CAGENCY REPO	ACMITORY/S	
Naval Research Laboratory 4555 Overlook Ave S. W. Washington, DC 20375		NGLNC I WE FO	14 14 14 E	
1 SUPPLEMENTARY NOTES		L		
·				
2a DISTRIBUTION/AVAILAB:LITY STATEMENT	·	12b DISTRIBUTION	. 000E	
Approved for public release;	distribution is unlimited.	,		
3 ABSTRACT (Maximum 200 words)				
0.92 W/mm at 18 GHz with a	0.7 μm gate lengths and 0.2 mm ga a corresponding power gain and po nsity of 0.79 W/mm was obtained w	wer-added efficiency of 3.2 dB and	29%, respectively. At	
dB and 23%, respectively.	nsity of 0.79 w/mm was obtained w	outh a corresponding gain and pow	er-added efficiency of 5.0	
ŕ				
Published in Proceedings Th	ird Internation Conference on Ind	ium Phosphide and Related Mate	rials, Apr. 1991.	
4 SUBJECT TERMS			10 No May to On A Aby St	
semiconductor technology induim phosphide electro-optics/electronics mm-wave mobolithic			ME + HQE V (203)	
heterojunction transitors 7 SEQUENTY CLASSIFICATION	18 SECURITY CLASSIFICATION	19 SECURITY CLAS JEICATION	C. M. A. C. C. Arcolina	
OF REPORT	OF THIS PAGE:	OF AHSTRACT		
TNCLASSIFIED	UNCLASSIFIED	I UNCLASSIFIED	SAME AS REPORT	

Best Available Copy

InGaAs/InP Submicron Gate Microwave Power Transistors For 20 GHz Applications

G. A. Johnson, M. D. Biedenbender, and V. J. Kapoor

Electronic Devices and Materials Research Laboratory Department of Electrical and Computer Engineering


University of Cincinnati Cincinnati, Ohio 45221

L. J. Messick and R. Nguyen

Naval Ocean Systems Center San Diego, California 92152

D. Schmitz and H. Jurgensen

Aixtron Corporation Aachen, Germany



Distribution/
Availability Codes
Availability Codes
Avail and/or
Dist Special

A-1

ABSTRACT

InGaAs MISFETs with 0.7 um gate lengths and 0.2 mm gate widths have demonstrated an output power density of 0.92 W/mm at 18 GHz with a corresponding power gain and power-added efficiency of 3.2 dB and 29%, respectively. At 20 GHz, an output power density of 0.79 W/mm was obtained with a corresponding gain and power-added efficiency of 3.0 dB and 23%, respectively.

1. INTRODUCTION

Indium gallium arsenide (InGaAs) is a promising electronic material for high frequency applications. In_{0.53}Ga_{0.47}As lattice matched to semi-insulating (SI) InP has higher low field mobility, peak electron velocity, and intervalley separation than InP [1]. Thus, InGaAs MISFETs have potential for superior microwave performance compared to InP MISFETs. InGaAs MISFETs with 1 um gate lengths have recently demonstrated output power densities greater than 1 W/mm of gate width at 9.7 GHz [2]. However, there have been very few reports on the output power performance of InGaAs MISFETs at K-band [3]. This paper reports on the fabrication of submicron gate length InGaAs MISFETs using an epitaxial process. The dc characteristics and rf power performance at 18 GHz and 20 GHz are presented.

2. EXPERIMENTAL

The depletion mode InGaAs MISFETs were fabricated on layers grown lattice matched on semi-inculating (SI) InP substrates using metal-

organic chemical vapor deposition (MOCVD). An InP buffer layer was grown unintentionally doped to a thickness of 0.2 um. The thickness of the InGaAs active layer (n = 2 - 3 x 10^{17} cm⁻³) was 0.3 um. The layers were deposited using a horizontal, low pressure (2000 Pa) reactor. The In and Ga sources were trimethylindium (TMIn) and trimethylgallium (TMGa). The As and P sources were arsine (AsH₃) and phosphine (PH₃). The active layer doping was achieved using a diluted SiH₄ source. The growth temperature was 600 C. The growth rates for the InGaAs and InP layers were 2.9 um/hr and 1.3 um/hr, respectively. The lattice parameter was < \pm 5 x 10^{-4} . The InGaAs mobility at 300 K was 5500 cm²/V sec.

For the device fabrication, the samples were initially cleaned using standard solvents, a DI water rinse, an HF:H₂O solution, and a final DI water rinse. After the initial clean, a mesa etch was performed for device isolation using a H₂SO₄:H₂O₂:H₂O solution. Source/drain contacts (Au:Ge/Au) were then evaporated and defined using a liftoff process. The channel region was chemically recessed

using a H2SO4:H2O2:H2O solution.

A silicon oxide gate insulator was then plasma deposited to a thickness of 500 Å [4]. The films were deposited using a Technics PlanarEtch IIA plasma system modified for 13.56 MHz operation. The silicon dioxide films were deposited at a pressure of 350 mTorr using 50 W of rf power, a SiH $_4$ flow rate of 19 sccm, a N $_2$ O flow rate of 55 sccm, and a substrate temperature of 250 C. The gate insulators were subsequently annealed at 300 C in hydrogen.

The gate metallization (Ti/Au) was then evaporated and defined using a liftoff technique. Finally, source/drain oxide windows were opened and a Au overlayer was evaporated and defined by liftoff.

3. RESULTS

The completed InGaAs MISFETs had a source/drain contact spacing of 5 um. The length of the gate recess was 1 um and the gate length was 0.7 um. The devices had typical source-drain breakdown voltages of 6 - 8 V. The gate-source and gate-drain breakdown voltages were typically greater than 20 V. The device transconductance was typically 70 mS/mm of gate width.

The output power and power-added efficiency as a function of input power (11 - 20 dBm) for a 0.7 um gate length InGaAs MISFET with a total gate width of 0.2 mm is shown in Figure 1. The measurements were performed at a frequency of 18 GHz using a drain-source bias of 6.8 V and a gate-source bias of -1.8 V. The device saturation current density was about 500 mA/mm of gate width. The linear gain was about 6.2 dB. An output power density of 0.92 W/mm of gate width was obtained with a corresponding power gain and power-added efficiency of 3.2 dB and 29%, respectively, at an input power of 19.5 dBm. The highest power-added efficiency obtained was 32% with a corresponding power gain and output power density of 4.3 dB and 0.86 W/mm, respectively.

Figure 2 shows the output power performance at 20 GHz. The drain-source bias and gate-source bias were 7.0 V and -3.0 V, respectively. The linear gain was about 5.1 dB. An output power density of 0.79 W/mm was obtained with a corresponding power gain and power-added efficiency of 3.0 dB and 23%, respectively, at an

input power of 19 dBm. The highest power-added efficiency obtained was 25% with a corresponding output power density and gain of 0.73 W/mm and 3.7 dB, respectively.

4. SUMMARY

Depletion mode InGaAs MISFETs with submicron gate lengths were fabricated using an epitaxial process. A plasma deposited silicon dioxide gate insulator was used as the gate insulator. At 18 GHz, an output power density of 0.92 W/mm was obtained at an input power of 19.5 dBm. The corresponding gain and power-added efficiency were 3.2 dB and 29%, respectively. The highest power-added efficiency obtained was 32% with a corresponding power gain and output power density of 4.3 dB and 0.86 W/mm, respectively, at an input power of 18 dBm. At 20 GHz, an output power density of 0.79 W/mm was obtained with a corresponding gain and power-added efficiency of 3.0 dB and 23%, respectively. The highest power-added efficiency was 25% at 0.73 W/mm output power density and 4.8 dB gain.

5. ACKNOWLEDGEMENTS

The authors would like to acknowledge the encouragement of this research by Dr. Regis Leonard of NASA - Lewis Research Center and Dr. Ken Sleger of the Naval Research Laboratory. Research supported by NASA - Lewis Research Center. Research performed at the Naval Ocean Systems Center supported by the Office of Naval Technology and the Naval Research Laboratory.

REFERENCES

- 1. P. D. Gardner et al., "Characteristics of the Low-Temperature-Deposited SiO₂-Ga_{0.43}In_{0.53}As Metal/Insulator/Semiconductor Interface", Thin Solid Films, vol. 117, pp. 173-190, 1984.
- 2. G. A. Johnson, V. J. Kapoor, L. J. Messick, R. Nguyen, R. A. Stall, and M. A. McKee, "Indium Gallium Arsenide Microwave Power Transistors", IEEE Trans. Microwave Theory Tech., to appear in 1991.
- 3. P. D. Gardner, D. Bechtle, S. Y. Narayan, S. D. Colvin, and J. P. Paczkowski, "High-efficiency GaInAs microwave MISFET's", IEEE Electron Device Lett., vol. 8, pp. 443-446, 1987.
- 4. M. Shokrani and V. J. Kapoor, "Silicon Dioxide with Silicon Interfacial Layer for Gate Dielectric in MISFETs on Indium Phosphide", Ion Implantation and Dielectrics for Elemental and Compound Semiconductors, Proceedings of the Electrochemical Society (Pennington, NJ), vol. 90-9, p. 379, 1990.




Figure 1

Output power, poweradded-efficiency vs.
input power (18 GHz)




Figure 2

Output power, poweradded-efficiency vs.
input power (20 GHz)